

PCN Number:	20190219001.0	PCN Date:	February 27, 2019
Title:	Datasheet for TPS659037		
Customer Contact:	PCN Manager	Dept:	Quality Services
Change Type:			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Design
<input type="checkbox"/>	Assembly Process	<input checked="" type="checkbox"/>	Data Sheet
<input type="checkbox"/>	Assembly Materials	<input type="checkbox"/>	Part number change
<input type="checkbox"/>	Mechanical Specification	<input type="checkbox"/>	Test Site
<input type="checkbox"/>	Packing/Shipping/Labeling	<input type="checkbox"/>	Test Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Material
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Materials
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Process

Notification Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification. The product datasheet(s) is being updated as summarized below. The following change history provides further details.



TPS659037

SLIS165G – DECEMBER 2014 – REVISED FEBRUARY 2019

Changes from Revision F (January 2018) to Revision G	Page
• Updated the LDOVRTC_OUT pulldown resistor recommendation to only include applicable silicon revisions.	7
• Changed ESD Ratings for charge device model on 6 pins	13
• Clarified that LDO1 and LDO2 input pins are not included in this minimum recommended operating voltage. See <i>Electrical Characteristics: LDO Regulators</i> for more information.	14
• Changed minimum recommended operating condition of OSC16MIN from 0V to -0.7V	14
• Added LDO and SMPS output capacitance footnote	15
• Changed VSYS_LO hysteresis from 95mV to 75mV	23
• Updated Caution statement to only include applicable silicon revisions.	32
• Changed discharge resistance to match electrical characteristics table	35
• Added information about shutdown timing during short circuit detection	38
• Updated POWERGOOD description to clarify multi-phase operation.	38
• Updated LDOVRTC note to only include applicable silicon revisions.	43
• Added details on identifying device version.	61
• Added typical debounce time from POWERHOLD to the enable of the first rail in the power sequence.	63
• Added VSYS_LO note for applicable silicon revisions.	74
• Updated POR requirements to only include applicable silicon revisions.	75
• SMPS and LDO output capacitance specification further explained	82
• Added design considerations for VCC1 capacitance to support loss of power	82
• Corrected 9-Vpp with 7V absolute maximum specification in the <i>Layout Guidelines</i> section.....	88
• Updated requirements relating to measurement of high-side and low-side FETs in the <i>Layout Guidelines</i> section...	90
• Updated images and description on differential measurements across high-side and low-side FETs	90

The datasheet number will be changing.

Device Family	Change From:	Change To:
TPS659037	SLIS165F	SLIS165G

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/TPS659037>

Reason for Change:

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this PCN:

None.

Product Affected:

TPS6590376ZWSR	TPS6590376ZWST	TPS6590377ZWSR	TPS6590377ZWST
TPS6590378ZWSR	TPS6590378ZWST	TPS6590379ZWSR	TPS6590379ZWST

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com